This website requires JavaScript.
Explore
Help
Sign in
Tahinli
/
Verilog
Watch
1
Star
0
Fork
You've already forked Verilog
0
Code
Issues
Pull requests
Projects
Releases
Packages
Wiki
Activity
Actions
main
Verilog
/
01-counter
History
Download ZIP
Download TAR.GZ
Exact
Exact
Union
RegExp
Ahmet Kaan GÜMÜŞ
4401194b77
fix:
🐛
not exiting when counting finish
2024-11-13 23:51:42 +03:00
..
counter.v
style:
✨
counter
2024-10-25 15:20:56 +03:00
counter_tb.v
fix:
🐛
not exiting when counting finish
2024-11-13 23:51:42 +03:00