This website requires JavaScript.
Explore
Help
Sign in
Tahinli
/
Verilog
Watch
1
Star
0
Fork
You've already forked Verilog
0
Code
Issues
Pull requests
Projects
Releases
Packages
Wiki
Activity
Actions
No description
2
commits
1
branch
0
tags
46
KiB
Verilog
100%
13b2826b20
Find a file
HTTPS
Download ZIP
Download TAR.GZ
Download BUNDLE
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Cite this repository
BibTeX
Cancel
Ahmet Kaan GÜMÜŞ
13b2826b20
feat:
✨
hello world
2024-10-25 15:20:43 +03:00
00-hello_world
feat:
✨
hello world
2024-10-25 15:20:43 +03:00
LICENSE
Initial commit
2024-10-25 13:33:55 +03:00
README.md
Initial commit
2024-10-25 13:33:55 +03:00
README.md
Verilog